Abstrad-Current integrated circuit miniaturization will soon require device sizes at atomic scale. Recent work has proposed many Coulomb blockade, and tunneling devices as active devices. However, among passive components, capacitors are extremely eritical circuit elements in all electronic cireuits with wide range applications. In this work, we present the operational criteria that will govern the feasibility of nanocapacitors for future nanoelectronic circuits.
I. INTRODUCTION everal nanoelectronic devices have recently been proposed of which Coulomb blockade [I], [2], and tunneling [3], [4]
transistors are the most prominently investigated. However capacitors are critical circuit .elements in modem microelectronics and electronic systems, and potential nanoelectronic circuits will be no exception. One can use interconnect capacitances, and metal-insulator-semiconductor (MIS) structures such as MOSFETs to store charge, however these capacitances are highly non-linear [5-71, and are sensitive to ambient conditions [SI, [7] due to various factors including defect densities in the dielectric layers, interfacial space charge accumulation, and thermal drift of electrochemical potentials in the semiconductor layers. Hence there will be a need for idtegrable nanoscopic metal-insulator-metal (MIM) capacitors, for both nanoelectronic integrated circuits, and discrete devices. The longitudinal dimensions (relative to an applied electric field) of layered gate oxides of many existing planar devices can already be between 0.9 and 1.4 nm [SI, but their transverse dimensions must remain relatively macroscopic to maintain the desired capacitances. However our proposed nanocapacitor is a MIM device in which the transverse dimensions are also in the nanometer scale.
Capacitance is, now, a sufficiently critical physical quantity, the US National Institute for Standards and Technology (NIST) is developing methods for metrology of a new. capacitance standard based on the elementary charge of an electron, using single electron tunneling transistors (SETT), and a low-loss cryogenic capacitor [9- . We propose our nanocapacitor as a device that might have applications in nanoelectronic circuits, hybrid (microelectronicnanoelectronic) systems, and low charge store-pump applications.
S
In section 11, we present the hybrid capacitance model of a nanocapacitor, and compare it to the classical model. We use a radial parallel-plate (RPP) configuration, for simplicity and ease of presenting the concepts explored herein. In section 111, we discuss the implications of dielectric strength on the maximum charge storage capacity, thus operating voltage range, and charge quantization effects in the capacitor. In section IV, we look at tunneling charge leakage, and discharge time of the capacitor. We use MKS units in this work.
HYBND CAPACITANCE MODEL

A. Correction io capacitance model
The longitudinal and transverse dimensions of our nanocapacitor mean there is a quantum mechanical (QM) component in addition to the classical capacitance, are the quantum capacitances due to the finite DOS of the metal electrodes M,, and MZ, respectively, as illustrated in Fig. 1 . At the semi-classical limit where our nanocapacitor has thousands of atoms in its electrodes despite its size, and accounting for the Thomas-Fermi screening due to penetration of the applied electric field into the surface of the metal electrodes, (2) can be further written as where [ 181 provided'the electrodes are made of the same metal, E, is the dielectric constant of the metal electrodes, e is the elementary charge of an electron, DWF) = dn/dp, = dn/dh2 ((J.m3y1) is the This shows that the hybrid capacitance due to Thomas-Fermi screening is a quotient of the classical capacitance by the factor, (Za+l).'. We emphasize that this model applies to DC operating conditions [18] . Figure 2a shows the capacitance density of a nanocapacitor designed using silicon dioxide as the dielectric with &@io2) = 3.9, and Au electrodes with dielectric constant &,(A$ -5. Despite high-r dielectrics if prepared qualitatively, Si02 has very desirable properties such as band gap, $Ax), of -9 eV, dielectric strength, EBD, Of 9 MV/cm [21], and effective electron mass, m*, of -0.52m, [22] , where rn, is the 6ee electron mass.
It is evident in Fig. 2a that the difference of hybrid capacitance to classical capacitance is inversely proportional to dielectric thickness. In fact, for the above properties, at d = 1 nm, the difference is -17%, hut decreases with increasing dielectric thickness for a constant applied potential difference. At the above thickness however, the hyhridcapacitance density is -29 fF/pm2 relative to -35 tF/pm2 in the classical case, which is still quite comparable to currently researched microelectronic high-xcapacitors. It is also evident in the charge storage capacities of the RPP nanocapacitor when operated near EBo for d = 1 MI, and radii r = 5 nm and r = 20 nm, is -10e C and -200e C of charge corresponding to -7 eV and -1 10 eV of energy respectively by the Coulomb energy E = @RC, where Q is the total charge stored, compared to -240e C for the classical case. In Fig. 2b , quantum electrical charging effects are clearly visible for dielectric radii of r = 5 nm, and 10 nm.
B. Electrostatics of the nanocapacitor
We simulated and investigated the 2D electrostatics of the RF'P nanocapacitor to examine the degree of electric field 6inging when compared to macroscopic capacitors, by solving the self-consistent two-dimensional linear Poisson's equation
with Dirichlet boundary conditions specified for the contact potentials of the electrodes, using finite-difference discretization and simple iterative technique, where r is the two-dimensional spatial vector in Cartesian coordinates, V(r) denotes the equipotentials emanating 60rn the charged electrodes, p(r) is the charge density distribution (source function), gr) is the relative permittivity (&,@).Eo) of the material in focus. Here we ignore the effects of electron wave function penetration between the MI junctions, which requires further investigation. nm and 10 nm, and thickness set at 0.3 nm (a monolayer of
Au).
As shown in Fig. 3 where Eo is a proportionality constant, y is the index and is typically between 0.3 and 0.4, and U is the unit vector, provided the electric field is continuous at nanoscale. This relationship can be justified by the occurrence of lower space charge accumulation densities due to lesser defect sites such as unpassivated surface traps, dangling bonds, charge traps at grain boundaries, and impurities in the dielectric. It could also be that in thin-film dielectrics, the mean free-path of an electron is comparable to the thickness of the dielectric, and its scattering has lesser probability of ejecting further electrons with sufficient energy to produce avalanches that can lead to breakdown. These factors effectively increase EBo in thin dielectrics. 
IV. QUANTUM MECHANICAL TUNNELING LEAKAGE
Tunneling charge leakage is a main constraint on retention time. However, we can reduce tunneling leakage by selecting appropriate dielectrics with larger band gaps (thus larger band offsets). The electrons have a Fermi-Dirac disnibution in the metal electrodes, which are connected to the ambient via contacts (leads) that can be viewed as electron reservoirs. The charge stored in the capacitor at any instant is solved for, using
_.
where q(V, I) is the instantaneous charge, go is the initial (remaining) stored charge, and aq/at is the tunneling current flowing to reduce the band-tilting bias produced by the stored potential. The tunneling current reduces as the stored charge leaks at aql.31, which itself is a function of the remaining charge. We extrapolate our tunneling currents for d = 1 nm, from published measured data [291. 0-1803-191&1/03/$11.00 02003 IEEE rapidly, then retards, which is a consequence of the tunneling current characteristic at low bias potentials. We note that the discharge time per electron in Fig. 5 is a most probable quantity subject to statistical variation of electron retention time. In Fig. 5 , the fust-order (exponential) discharge with time constant z= 0.5 p, shows a comparison to classical capacitor discharge.
The inset in Fig. 5 shows the discharge time to reach zero stored electrons (-20 p) in the capacitor, thus reaching equilibrium of the electrochemical potentials of the electrodes. This single-electron charging and discharging is similar to the Coulomb staircase in SETTS, but at room temperature.
CONCLUSION
We have presented the quantum electrical operational criteria of our nanocapacitor, and discussed the main characteristics that will affect its operability. In particular, we have emphasized the reduction of capacitance as longitudinal, and transverse dimensions approach nanoscale due to low DOS of nanometer-sized electrodes, and the consequent ThomasFermi screening effects. We have examined the degree of kinging at the edges of the dielectric that can affect the electrostatics of the nanocapacitor. It is clear keeping the electrode separation small, even'at the nanoscale, can minimize 6inging. We have explored the increase in dielectric strength in nanoscale dielectrics, and discussed the effects of tunneling leakage on a charged nanocapacitor.
We predict, our nanocapacitor could be utilized in applications, which require charge sensitivities close to the elementary charge of the electron, such as very-high sensitivity proximity sensors, motion detectors, nanoelectromechanical systems, and tip-electronics of scanning capacitance microscopes. It could also be used in novel telemetry nanocircuits powered by low-power sources such as plant or animal metabolisms, where cell potentials are on the order of -0.5 V [30]. Such telemetry nanocircuits will be vital in medical technologies, radio frequency identification (WID) systems, behavioral studies such as swam intelligence, and investigating spaces where conventional electromechanical systems cannot reach such as the interior of live~tissue.
